Explore the electrical, chemical, environmental, and mechanical driving forces that compromise the integrity and lead to the failure of devices. Model and statistically quantify both chip and packaging level failures. Become familiar with packaging level thermal stresses, solder creep, fatigue and fracture, contact relaxation, corrosion and environmental degradation. Learn about strategies to enhance reliability, the roles of defects, yield modeling, testing, and failure mode analysis.
Courses
© 1998 - 2010 Stevens Institute of Technology. All rights reserved.
Castle Point on Hudson, Hoboken NJ 07030-5991 USA +1.800.496.4935